IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jan MULDER

Appl. No.: To Be Assigned (Cont. of Appl.

No. 10/158,774; Filed: May 31, 2002)

Filed: December 31, 2003

For: Analog To Digital Converter with Interpolation of Reference Ladder

Confirmation No.: To Be Assigned

Art Unit: To Be Assigned

Examiner: To Be Assigned

Atty. Docket: 1875.2810001/RES/GSB

Information Disclosure Statement

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Where the publication date of a listed document does not provide a month of publication, the year of publication of the listed document is sufficiently earlier than the effective U.S. filing date and any foreign priority date so that the month of publication is not in issue. Applicant has listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicant reserves the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may

not be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicant has checked the appropriate boxes below.

- 1. Statement under 37 C.F.R. 1.704(d). Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application and this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this information disclosure statement.
- 2. Filing under 37 C.F.R. § 1.97(b). This Information Disclosure Statement is being filed within three months of the date of filing of a national application other than a continued prosecution application (CPA), OR within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, OR before the mailing date of a first Office Action on the merits OR before the mailing of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. No statement or fee is required.
- 3. Filing under 37 C.F.R. § 1.97(c). This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final

Rejection, or Notice of Allowance, or an action that otherwise closes prosecution

	in the	application.
	☐ a.	Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of
	-	information contained in this Information Disclosure Statement was first
		cited in any communication from a foreign patent office in a counterpart
		foreign application not more than three months prior to the filing of this
		Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
	□ b.	Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of
		information in this Information Disclosure Statement was cited in a
		communication from a foreign patent office in a counterpart foreign
		application and, to my knowledge after making reasonable inquiry, was
		known to any individual designated in 37 C.F.R. § 1.56(c) more than
		three months prior to the filing of this Information Disclosure Statement.
		37 C.F.R. § 1.97(e)(2).
	□ c.	Attached is our PTO-2038 Credit Card Payment Form in the amount of
		\$ in payment of the fee under 37 C.F.R. § 1.17(p).
] 4.	Filing	under 37 C.F.R. § 1.97(d) This Information Disclosure Statement is being
	filed m	nore than three months after the U.S. filing date and after the mailing date
	of a Fi	nal Rejection or Notice of Allowance, but before payment of the Issue Fee.
	Enclos	ed find our PTO-2038 Credit Card Payment Form in the amount of
	\$	in payment of the fee under 37 C.F.R. § 1.17(p); in addition:

- a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
- b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
- 5. The document(s) was/were cited in a search report by a foreign patent office in a counterpart foreign application. Submission of an English language version of the search report that indicates the degree of relevance found by the foreign office is provided in satisfaction of the requirement for a concise explanation of relevance. 1138 OG 37, 38.
- 6. A concise explanation of the relevance of the non-English language document(s) appears below:
- 7. Copies of the documents are submitted herewith.
- 8. Copies of the documents were cited by or submitted to the Office in an IDS that complies with 37 C.F.R. § 1.98(a)-(c) in Application No. 10/158,774, filed May

31, 2002, Application No. 10/153,709, filed May 24, 2002, Application No. 10/158,193, filed May 31, 2002, Application No. 10/158,595, filed May 31, 2002, and Application No. 10/158,773, filed May 31, 2002, which are relied upon for an earlier filing date under 35 U.S.C. § 120. Thus, copies of these documents are not attached. 37 C.F.R. § 1.98(d).

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO 1449, and indicate in the official file wrapper of this patent application that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

George S. Bardmesser Attorney for Applicant Registration No. 44,020

Date: ____December 31, 2003

1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

214429v1

	ı	FORM F	PTO-1449		ATTY, DOCKET NO. 1875.2810001/RES/GSB FIRST NAMED INVENTOR Ian MILL DER			
INFO	RMATION	DISC	LOSURE STA	ATEMENT	Jan MULDER FILING DATE		ART UNIT	
				U.S.	Herewith PATENT DOCUMENTS		To Be Assigned	
EXAMINER INITIAL			UMENT			01.100	0.10.01.400	
INITIAL	AA1		MBER 33,747 B1	06/2003	van der Goes <i>et al</i> .	CLASS	SUB-CLASS	FILING DATE
	AB1	6,62	28,224 B1	09/2003	Mulder et al.			
	AC1	6,51	18,898 B1	02/2003	Choksi		-	
-	AD1	6,34	6,902 B1	02/2002	Venes et al.			
	AE1	6,48	39,913	12/2002	Hansen et al.		<u> </u>	
	AF1	6,16	69,502	01/2001	Johnson et al.			
	AG1	6,25	9,745 B1	07/2001	Chan			
	AH1	5,86	57,116	02/1999	Nakamura et al.			_
	Al1	5,97	3,632	10/1999	Tai			
	AJ1	5,55	64,943	09/1996	Moreland			
	AK1	5,42	22,642	06/1995	Chung et al.			-
				FOREIG	N PATENT DOCUMENTS			
EXAMINER INITIAL			UMENT IBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL1							Yes No
	AM1							Yes No
	AN1							Yes No
	AO1							Yes No
	AP1							Yes No
			OTHER (I	ncluding Au	thor, Title, Date, Pertinent	Pages, et	c.)	
	AR	1	Miyazaki, et al., "A 16 mW 30Msample/s 10b Pipelined A/D Converter Using a Pseud Differential Architecture," <i>IEEE International Solid-State Circuits Conference 2002</i> , IEFebruary 5, 2002, 3 pages. Sushihara et al., "A 7b 450Msample/s 50mW CMOS ADC in 0.3 mm²," <i>IEEE International Solid-State Circuits Conference 2002</i> , IEEE, February 5, 2002, 3 pages.					
	AS	1						
	AT	1	Dingwall et State Circu	<i>t al.,</i> "An 8-M <i>iits</i> , Vol. SC-2	Hz CMOS Subranging 8-Bit 20, No. 6, December 1985,	A/D Conve pages 1138	erter," <i>IEEE Joui</i> 3-1143.	rnal of Solid-
EXAMINER		l	1		-	DAT	E CONSIDERED	<u> </u>
EXAMINER: In and not conside	nitial if refere ered. Includ	ence co de copy	nsidered, wheth	her or not citatio h next communi	n is in conformance with MPEP 60 cation to Applicant.	9. Draw line t	hrough citation if no	t in conformance

Page 1 of 11

FORM PTO-1449

IFORMATION	DISCLOSURE	STATEMENT

		Page 2 of 11
ATTY. DOCKET NO.	APPLICATION NO.	
1875.2810001/RES/GSB	To Be Assigned	
FIRST NAMED INVENTOR		
Jan MULDER		
FILING DATE	ART UNIT	
Herewith	To Be Assigned	

EXAMINER		DOCUMENT		PATENT DOCUMENTS		-		
INITIAL	100	NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE	
	AA2	5,471,210	11/1995	Wingender et al.				
	AB2	5,302,869	04/1994	Hosotani et al.				
	AC2	5,191,336	03/1993	Stephenson				
	AD2	5,118,971	06/1992	Schenck				
	AE2	5,157,397	10/1992	Vernon				
	AF2	5,006,727	04/1991	Ragosch et al.				
	AG2	4,959,563	09/1990	Schenck				
	AH2	3,846,712	11/1974	Kiko				
	Al2	3,697,978	10/1972	Prill				
	AJ2							
	AK2							
			FORFIC	SN PATENT DOCUMENT	<u> </u>			
EXAMINER			POREI	SIN PATENT DOCUMENT	-	T		
NITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
	AL2						Ye N	
	AM2		_				Ye N	
	AN2						Ye N	
	AO2						Ye N	
	AP2					_	Ye	
	APZ	OTHE	R (Including A	uthor, Title, Date, Pertine	ent Pages, etc.	1	N	
	AR	Abo, A.N	1. and Gray, P.R	., "A 1.5-V, 10-bit, 14.3-MS/s ate Circuits, Vol. 34, No. 5, M	CMOS Pipeline	Analog-to-Digita	ll Converter,"	
	AS	Brandt, B.P. and Lutsky, J., "A 75-mW, 10-b, 20-MSPS CMOS Subranging ADC with 9.5 Effective at Nyquist," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 34, No. 12, December 1999, pages 17 1795.						
	AT	Bult, K. a of Solid-	and Buchwald, A State Circuits, IE	., "An Embedded 240-mW 10 EE, Vol. 32, No. 12, Decemb	0-b 50-MS/s CMC per 1997, pages 1	OS ADC in 1-mm 1887-1895.	n ² ," IEEE Journa	
XAMINER					DATE	CONSIDERED		

Page 3 of 11 APPLICATION NO. To Be Assigned

ATTY. DOCKET NO. 1875.2810001/RES/GSB

FIRST NAMED INVENTOR

Jan MULDER

FILING DATE ART UNIT Herewith To Be Assigned

FORM PTO-1449 INFORMATION DISCLOSURE STATEMENT

<u> </u>	_			U.S. P	ATENT DOCUMENTS			
EXAMINER INITIAL		DOCU	JMENT	DATE	NAME	CLASS	CLIB CLASS	EII INIO DATE
INITIAL	AA3	INOINE	DER_	DATE	INAME	CLASS	SUB-CLASS	FILING DATE
	AB3							
<u> </u>	AC3							
	AD3	-						
	AE3							<u> </u>
	AF3							
	AG3				-			
	AH3							
	Al3							
	AJ3							
	AK3							
				FOREIGN	 N PATENT DOCUMENT	<u> </u>		
EXAMINER	1	DOC	UMENT	FOREIGI	A PATENT DOCUMENT	- -	1	· · · · · · · · · · · · · · · · · · ·
INITIAL			MBER .	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL3							Yes No
	AM3							Yes No
	AN3						70	Yes No
	AO3							Yes No
	AP3		-					Yes No
			OTHER (I	ncluding Aut	hor, Title, Date, Pertine	ent Pages, etc.		
Cho, T.B. and Gray, P.R., "A 10b, 20 Msample/s, 35 mW Pipeline A/D Converter," IEEE Journal Solid-State Circuits, IEEE, Vol. 30, No. 3, March 1995, pages 166-172. AR 3					Journal of			
	Choe, MJ. et al., "A 13-b 40-Msample/s CMOS Pipelined Folding ADC with Background Offset Trimming," IEEE Journal of Solid-State Circuits, IEEE, Vol. 35, No. 12, December 2000, pages 1 1790.						nd Offset , pages 1781-	
	АТ	<u>3</u>	Choi, M. and Abidi, A., "A 6-b 1.3-Gsample/s A/D Converter in 0.35-µm CMOS," <i>IEEE Journal of Solid State Circuits</i> ," IEEE, Vol. 36, No. 12, December 2001, pages 1847-1858.					loumal of Solid-
EXAMINER	1					DATE	CONSIDERED	
EXAMINER: Initi	al if refere	ence cor	nsidered, wheth	her or not citation	is in conformance with MPEP ation to Applicant.	609. Draw line thre	ough citation if not	in conformance
	<u>.</u>	. J John	o. uno ioiiii Wit	cxt community	auon to Applicatit.			i

FORM	PTO-1449	

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 1875.2810001/RES/GSB APPLICATION NO.
To Be Assigned

Page 4 of 11

FIRST NAMED INVENTOR Jan MULDER

FILING DATE Herewith

ART UNIT To Be Assigned

				U.S. P	PATENT DOCUMENT	<u> (S</u>			
EXAMINER	1		CUMENT	· ·				Τ	
INITIAL	<u> </u>	NUM	IBER	DATE	NAME	CLAS	SS	SUB-CLASS	FILING DATE
	AA4			1				1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	112222
	<u> </u>	<u> </u>		 				1	
	AB4	1		1					
	<u> </u>	<u> </u>							
	AC4	1	1	ı					
	<u> </u> '	<u> </u>		<u> </u>					
	AD4		_						
	<u> </u> '	<u></u>						l	
	AE4	1							
	<u> </u>	<u> </u>						l	
	AF4	1							
	ļ!	<u> </u>							
	AG4	1							
<u> </u>	<u> </u>	<u> </u>							
	AH4								
	<u> </u> '	<u></u>							
	Al4								
	<u> </u>	<u> </u>				. <u> </u>			
	AJ4								
	<u> </u>	<u> </u>						l	
	AK4								
	<u> </u>		i						
				FOREIGN	N PATENT DOCUME	NTS			
EXAMINER	7	DO	CUMENT						
INITIAL		<u> NU</u>	MBER	DATE	COUNTRY	CL/	ASS	SUB-CLASS	TRANSLATION
									Yes
	AL4	l						1	No
				1					Yes
_	AM4			į				1	No
	7	1							Yes
	AN4				İ	1		1	No
		1		 			-		Yes
	A04							1	No
	1	1		1					Yes
	AP4			ļ				1	No
			OTHER (I	ncluding Aut	thor, Title, Date, Pert	tinent Pages	etc)	L	
	T -	T	Flynn, M. ar	nd Sheahan B	, "A 400-Msample/s, 6-b	CMOS Foldir	on and I	nterpolating Al	O "IEEE
	1		Journal of S	Solid-State Circu	uits, IEEE, Vol. 33, No. 1	12 December	1998 n	101 polating AL	30, <i>ILEL</i>
	_ '	١.		0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	12, 500011150.	1000, μ.	ages 1802-100	, , , , , , , , , , , , , , , , , , ,
	AR	4	1						
		1							
	'	1							
			Geelen, G.,	"A 6b 1.1Gsam	ple/s CMOS A/D Conve	erter." IEEE Int	 ternation	nal Solid-State	Circuits
	'	1	Conference	. IEEE, Februar	ry 6, 2001, pages 128-12	29 and 438.	0	101 00nc 0.2.5	Olivano
	AS	1		•	, ., , _F				
	A5	4							
	'	1							
	L'	1 _							
			Hoogzaad,	G. and Roovers	s, R., "A 65-mW, 10-bit, 4	40-Msample/s	BiCMO	S Nyouist ADC	2 in 0.8 mm ² .
	'	İ	IEEĚ Journa	al of Solid-State	e Circuits, IEEE, Vol. 34,	No. 12. Dece	mber 19	199 nages 179	36-1802
	AT					, , , , , , , , , , , , , , , , , , ,		,oc, pages	70 .002.
	AT	4							
	'								
	'	Í		-					
EXAMINER						ī	DATE C	ONSIDERED	
						-			

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

ATTY. DOCKET NO.	FILING DATE
FORM PTO-1449	FILING DATE
Sub-class Sub-class Sub-class Sub-class Sub-class AD5 ART UNIT Jan MULDER Filing DATE Filing DATE Filing DATE Filing DATE Filing DATE ART UNIT To Be Assigned ART UNIT ART UNIT To Be Assigned	FILING DATE
Herewith To Be Assigned	FILING DATE
DOCUMENT NUMBER DATE NAME CLASS SUB-CLASS	FILING DATE
EXAMINER INITIAL DOCUMENT NUMBER DATE NAME CLASS SUB-CLASS AA5 AB5 AC5 AD5	FILING DATE
INITIAL NUMBER DATE NAME CLASS SUB-CLASS AA5 AB5 AC5 AD5	FILING DATE
AB5 AC5 AD5	
AC5 AD5	
AD5	
AE5	1
AF5	
AG5	
AH5	-
AI5	
AJ5	
AK5	
FOREIGN PATENT DOCUMENTS	
EXAMINER DOCUMENT	
	RANSLATION
	Yes
AL5	No
AM5	Yes No
	Yes
AN5	No No
AO5	Yes No
1	Yes No
	1 100 - 1
AP5	140
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumptions of the converted by the con	
AP5 OTHER (Including Author, Title, Date, Pertinent Pages, etc.)	
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumptions of the converted by the con	
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consump Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172.	
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumpted Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5	otion," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumpted Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5 Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated to the continuous	otion," <i>IEEE</i> er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumpt Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted Journal of Solid-State Circuits, IEEE, Vol. 33, No. 12, December 1998, pages 1920-1931	otion," <i>IEEE</i> er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumpted Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5 Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted to the continuously Calibrated to the continuous	otion," <i>IEEE</i> er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumpt Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted Journal of Solid-State Circuits, IEEE, Vol. 33, No. 12, December 1998, pages 1920-1931	otion," <i>IEEE</i> er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consump Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5 Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted Journal of Solid-State Circuits, IEEE, Vol. 33, No. 12, December 1998, pages 1920-1931 AS 5	er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consump Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5 Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted Journal of Solid-State Circuits, IEEE, Vol. 33, No. 12, December 1998, pages 1920-1931 AS 5 Ito, M. et al., "A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter," IEEE Journal of Solid-	er," <i>IEEE</i>
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Hosotani, S. et al., "An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consump Journal of Solid-State Circuits, IEEE, Vol. 25, No. 1, February 1990, pages 167-172. AR 5 Ingino, J. and Wooley, B., "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converted Journal of Solid-State Circuits, IEEE, Vol. 33, No. 12, December 1998, pages 1920-1931 AS 5	er," <i>IEEE</i>

DATE CONSIDERED

EXAMINER

		Page 6 of 11
ATTY. DOCKET NO.	APPLICATION NO.	
1875.2810001/RES/GSB	To Be Assigned	
FIRST NAMED INVENTOR		
Jan MULDER		

FORM PTO-1449 INFORMATION DISCLOSURE STATEMENT

010:201000 IIT(20/00B	
IRST NAMED INVENTOR	
lan MULDER	
ILING DATE	ART UNIT
Herewith	To Be Assigned

				U.S. P	ATENT DOCUMENTS		.,	
EXAMINER INITIAL			UMENT IBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA6							
	AB6							
	AC6							
	AD6							
	AE6							
	AF6							-
	AG6							
	AH6						<u> </u>	
	Al6	-						
	AJ6							
	AK6							
	l	<u>. </u>		FOREIGN	PATENT DOCUMENT	S		<u> </u>
EXAMINER INITIAL			CUMENT MBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL6							Yes No
	AM6							Yes No
	AN6							Yes No
	A06					,		Yes No
	AP6							Yes No
			OTHER (ncluding Auth	or, Title, Date, Pertine	ent Pages, etc.)		
	AR	<u>6</u>	Converters	," IEEE Internation	"A Technique for Reducin onal Solid-State Conferen	ce, IEEE, 1991, pa	ages 170-171.	
	AS	<u>6</u>	Solid-State	K. et al., "A 10-b Circuits, IEEE, V	20-MHz 30-mW Pipelined ol. 28, No. 12, December	d Interpolating CMi 1993, pages 1200	OS ADC," <i>IEEE</i> 0-1206.	Journal of
	АТ	<u>6</u>	Lewis, S. et Circuits, IEE	al., "A 10-b 20-N EE, Vol. 27, No. (/sample/s Analog-to-Digit 3, March 1992, pages 351	-358.	·	olid-State
EXAMINER							CONSIDERED	
and not consider	ial if refer ed. Inclu	ence copy	onsidered, whet on this form wi	her or not citation in the next communication in the communication in th	s in conformance with MPEP tion to Applicant.	609. Draw line thro	ugh citation if not	in conformance

					ATTY. DOCKET No. 1875.2810001/RES		Page 7 of 11 APPLICATION NO. To Be Assigned			
		FORM	PTO-1449		FIRST NAMED INVE					
<u>INFO</u>	RMATIO	V DISC	LOSURE	STATEMENT	FILING DATE Herewith		ART UNIT To Be Assigned			
				U.S.	PATENT DOCUMENTS					
EXAMINER INITIAL	AA7		UMENT BER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE		
-	AB7									
	AC7									
	AD7									
	AE7									
	AF7									
	AG7									
	AH7									
	AI7									
	AJ7									
	AK7									
				FOREIG	N PATENT DOCUME	NTS				
EXAMINER INITIAL		DOCUMENT NUMBER		DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION		
	AL7			_				Yes No		
	AM7							Yes No		
	AN7							Yes No		
	A07							Yes No		
	AP7							Yes		
		. <u>.</u> .L	OTHER	R (Including Au	thor, Title, Date, Pert	inent Pages et	<u> </u>	<u>No</u>		
		T	Mehr, I.	And Singer, L., "A	55-mW, 10-bit, 40-Msan	nple/s Nyquist-Rat	e CMOS ADC." /	EEE Journal of		
			Solid-Sta	ate Circuits, IEEE	, Vol. 35, No. 3, March 20	000, pages 318-32	5.			
	AR	7								
	AS	7	Nagaraj, State Cir	K. et al., "Efficier cuits, IEEE, Vol.	nt 6-Bit A/D Converter Usi 34, No. 8, August 1999, p	ing a 1-Bit Folding pages 1056-1062.	Front End," IEEE	Joumal of Solid-		
			Nagaraj, µm Digit	K. <i>et al.</i> , "A Dual al CMOS Process	-Mode 700-Msamples/s 6 s," IEEE Journal of Solid-s	S-bit 200-Msample: State Circuits, IEE	s/s 7-bit A/D Con E, Vol. 35, No. 12	verter in a 0.25- 2, December		

EXAMINER DATE CONSIDERED

2000, pages 1760-1768.

ΑT

<u>7</u>

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449						ATTY. DOCKET NO. 1875.2810001/RES/GSB FIRST NAMED INVENTOR APPLICATION NO. To Be Assigned				
INFO	INFORMATION DISCLOSURE STATEMENT						Jan MULDER FILING DATE			
				11.6	DAT	Herewith ENT DOCUMEN	ITC		RT UNIT o Be Assigned	
EXAMINER INITIAL		DOCUM NUMBEI		DATE		NAME	118	CLASS	SUB-CLASS	FILING DATE
	AA8									
	AB8									
	AC8								· ·	
	AD8									
	AE8									
	AF8									
	AG8									
	AH8									
	AI8									
	AJ8									
	AK8									
EXAMINER		DOCLU	ACNIT	FORE	GN P	ATENT DOCUM	ENTS			
INITIAL		DOCUI NUMBI		DATE		COUNTRY		CLASS	SUB-CLASS	
	AL8		<u> </u>							· Yes
	AM8	_		_						Yes No
	AN8			ļ						Yes No
	AO8									Yes No
	AP8	<u> </u>	THER	(la also also a d				<u> </u>		Yes No
		TIN	auta B	(including A	utno "A 70	r, Title, Date, Pe D-MS/s 110-mW 8-	h CMOS E	ages, etc.) Internalatina A/	D.Comunation "
	AR	8 8	EEE Jour	nal of Solid-Si	tate Ci	rcuits, IEEE, Vol. 3	0, No. 12,	December	1995, pages 13	02-1308.
Pan, H. et al., "A 3.3-V 12-b 50-MS/s A Journal of Solid-State Circuits, IEEE, V						0-MS/s A/D Conver IEEE, Vol. 35, No.	rter in 0.6µ . 12, Dece	m CMOS w mber 2000,	rith over 80-dB s pages 1769-17	SFDR," <i>IEEE</i> 80.
	АТ	8 SG C	ong, W(ircuits, IE	C. <i>et al.</i> , "A 10 EEE, Vol. 30, N)-b 20- No. 5, I	Msample/s Low-Po May 1995, pages 5	ower CMO 514-521.	S ADC," <i>IE</i>	EE Journal of S	olid-State
EXAMINER		<u> </u>						DATE	CONSIDERED	
EXAMINER: In and not conside	itial if refer ered. Inclu	ence conside copy of t	dered, who	ether or not cita vith next commu	tion is i inicatio	n conformance with M n to Applicant.	MPEP 609.	Draw line the	rough citation if no	ot in conformance

Page 8 of 11

								Page 9 of 11			
					ATTY. DOCKET NO.						
		FORM I	PTO-1449		FIRST NAMED INVENTO	1875.2810001/RES/GSB To Be Assigned FIRST NAMED INVENTOR					
					Jan MULDER						
INFO	<u>RMATIOI</u>	1 DISC	<u>LOSURE S</u>	TATEMENT	FILING DATE		ART UNIT				
				11.6	Herewith PATENT DOCUMENTS		To Be Assigned				
EXAMINER	Т.	DOC	UMENT	0.3.	PATENT DOCUMENTS	<u> </u>		1			
INITIAL		NUM	_	DATE	NAME	CLASS	SUB-CLASS	FILING DATE			
	AA9	1				102.00	000 00100	TILINO DATE			
	ļ										
	AB9										
	AC9	 									
	ACS										
	AD9	<u> </u>									
	AE9										
	450	<u> </u>									
	AF9										
	AG9										
	AH9										
	Al9	<u> </u>									
	Als										
	AJ9	1	· · · · · · · · · · · · · · · · · · ·								
	AK9										
		<u> </u>		FOREIC	N PATENT DOCUMENTS						
EXAMINER		IDO	CUMENT	FOREIG	IN PATENT DOCUMENTS	·		T			
INITIAL	NUMBER		DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION				
								Yes			
	AL9							No			
	AM9							Yes			
	7 (1410							No Yes			
	AN9							No.			
				·				Yes			
···········	AO9							No			
	AP9							Yes			
	OTHER (Including Author, Title, Date, Pertinent Pages, etc.)										
		1	Sumanen	, L. <i>et al</i> ., "A 10-l	bit 200-MS/s CMOS Parallel I	Pipeline A/D (Converter," IEEE	lournal of Solid-			
			State Circ	uits, IEEE, Vol. 3	36, No. 7, July 2000, pages 1	048-1055.	•				
	AR	9									
	İ										
			Taft, R. and Tursi, M., "A 100-MS/s 8-b CMOS Subranging ADC with Sustained Parametric								
	İ		Performar	nce from 3.8 V D	own to 2.2 V," <i>IEEE Journal</i> o	of Solid-State	Circuits, IEEE, Vo	ol. 36, No. 3,			
	AS	9	IVIAICH 200	01, pages 331-3	30.						
	1,15	30 3									
				•							
	-	 	van der P	loed H and Par	nmers, R., "A 3.3-V, 10-b, 25-	Moomala/a T	we Step ADO !- 0	25 01400 "			
			IEEE Jour	nal of Solid-Stat	e Circuits, IEEE, Vol. 34, No.	-ivisampie/s T 12. Decembe	wo-olep ADC in C er 1999, pages 18	7.35-µm GMOS," 03-1811			
	АТ	9			,, , 110.	_,					
	'''	=									
		1	1								

DATE CONSIDERED

EXAMINER

FORM PTO-1449					1875.2810001/RE FIRST NAMED INVE	1875.2810001/RES/GSB FIRST NAMED INVENTOR					
INFO	RMATION	N DISC	LOSURE S	TATEMENT	Jan MULDER FILING DATE Herewith	FILING DATE ART UNI					
				U.S.	PATENT DOCUMENT						
EXAMINER INITIAL		DOCU NUME		DATE	NAME	CLASS	SUB-CLASS	S FILING DATE			
	AA10										
	AB10										
	AC10							-			
	AD10										
	AE10										
	AF10										
	AG10										
	AH10										
	Al10										
	AJ10										
	AK10										
EVALUED		7		FOREIG	N PATENT DOCUME	ENTS					
EXAMINER INITIAL		DOCUMENT NUMBER		DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION			
	AL10		_					Yes No			
	AM10)						Yes No			
	AN10							Yes No			
	AO10							Yes No			
	AP10		_					Yes			
	OTHER (Including Author, Title, Date, Pertinent Pages, etc.)										
	AR	10	van der P Chopping pages 18	and Calibration,	2.5-V 12-b 54-Msample " IEEE Journal of Solid-	e/s 0.25-µm CMOS <i>State Circuits</i> , Vol.	ADC in 1-mm ² V 36, No. 12, Dece	/ith Mixed-Signal mber 2001,			
	AS	10	Vorenkam IEEE Jour	np, P. and Roove mal of Solid-Stat	ers, R., "A 12-b, 60-Msar e <i>Circuit</i> s, IEEE, Vol. 32	mple/s Cascaded F 2, No. 12, Decembe	olding and Interp r 1997, pages 18	olating ADC," 76-1886.			
	АТ	10	Wang, Y-T. and Razavi, B., "An 8-Bit 150-MHz CMOS A/D Converter," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 35, No. 3, March 2000, pages 308-317.								
EXAMINER		1	<u> </u>			DAT	E CONSIDERED	· · · · · · · · · · · · · · · · · · ·			

Page 10 of 11

FORM PTO-1449						ATTY. DOCKET NO. 1875.2810001/RES/GSB FIRST NAMED INVENTOR					
INFO	RMATION	N DISC	LOSURE S	TATEMENT		Jan MULDER FILING DATE ART UNIT					
• • •				118	DAT	Herewith ENT DOCUMENT	Te		To Be Assigned		
EXAMINER	T	DOC	UMENT	<u></u>	PAI	ENT DOCUMEN	15				
INITIAL	AA11 NUMBER		DATE		NAME		CLASS	SUB-CLASS	FILING DATE		
	AB11										
	AC11				_					 	
	AD11				-						
	AE11										
	AF11			<u> </u>				_			
	AG11										
	AH11	<u> </u>						: 			
	Al11	-							<u> </u>	_	
	AJ11			ļ <u>-</u>							
	AK11		_	<u> </u>							
				FOREI	211 D	ATENT DOGUME	-1170				
EXAMINER	1	DO	CUMENT	FOREIG	SN P	ATENT DOCUME	ENIS				
INITIAL	NUMBER			DATE		COUNTRY		CLASS	SUB-CLASS	TRANSLATION	
	AL11	1								Yes	
			-							No Yes	
	AM11							ļ		No	
	AN11	AN11		ŀ						Yes No	
	AO11			-						Yes	
										No Yes	
	AP11		OTHER	(Including A		Title Date Day	4:4 D			No	
		Ţ	Yotsuvana	gi. M. et al. "A	42V	, Title, Date, Per 10 b, 20 Msample/s	s Mixed-l	Mode Sub	anging CMOS 4	VD Converter "	
	AR 11 Yu, P. and Lee, H-S., "A 2.5- Circuits, IEEE, Vol. 31, No. 1					cuits, IEEE, Vol. 30), No. 12,	December	1995, pages 15	33-1537.	
						12-b, 5-Msample/s December 1996, p	Pipeline ages 185	d CMOS A 4-1861.	DC," IEEE Journ	nal of Solid-State	
	AT	11									
EXAMINER								DATE	CONSIDERED)	

Page 11 of 11